
X28HC256
Toggle Bit Timing Diagram (Note 11)
CE
WE
t OEH
t OES
OE
t DW
I/O 6
HIGH Z
*
*
t WC
* I/O 6 beginning and ending state will vary, depending upon actual t WC .
NOTE:
11. Polling operations are by definition read cycles and are therefore subject to read cycle timings.
14
FN8108.3
September 21, 2011